Abstract-A Spreading-Resistance Temperature (SRT) sensor is fabricated on silicon -oninsulator (SOI) wafer and achieves characteristics comparable with similar SRT sensor on silicon wafer. This sensor structure can be potentially used in integrated sensors operating at temperatures up to 350 "C.
Introduction
Conventional silicon temperature sensors are based on the principle that the resistivity of silicon increases with temperature in the region between -50 ' C and +I50 "C. Due to its low cost of processing, this kind of sensors is welcome by industrial manufacturers. However, the rather low maximum operating temperature of these silicon sensors prevents their implementation in a number of potential applications, especially in the automotive industry. To cope with this problem, SpreadingResistance Temperature (SRT) sensor was firstly reported by G. Raage in 1982 [l] . The main characteristic of SRT sensor is that it can operate in a wider
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2 J temperature range from -50 "C to around +300 'C. Hence, these sensors can be potentially used in a multitude of applications, where conventional silicon sensors are not suitable. The SRT sensor is based on the minority-carrier exclusion effect [2] at high-low junctions which suppresses the effect of thermal generation of carriers and maintains extrinsiic-carrier concentrations at intrinsic temperatures, thereby increasing the maximum operating te'mperature of the device.
The SRT sensor has been around over 10 years [l, 31. Though it achieves good characteristics up to 300 "C. its vertical structure has, to some extent, impeded a wider scope of applications. One of the breakthroughs of SRT sensor is the lateral structure proposed in [4] . As shown in Fig.1 , the major advantage of the new SRT structure is that the two external connections of the device are on the same side of the silicon wafer. As a result, the 
Device Fabrication
SRT sensors were fabricated on commercially available SO1 wafers formed by the separation by implantation of oxygen (SIMOX)
technique with an n-type <loo> siliconfilm thickness of 10 pm, and a buriedoxide thickness of 0.4 pm. Conventional bulk wafers were also processed by the same technology for comparison. The silicon film and the bulk wafer both had a resistivity of 10-20 R.cm. The n' regions in Fig.lb with a junction depth of 0.8 pm for the SRT sensors were formed by thermal diffusion of phosphorus at 1000 "C for 15 min. The sensor had a circular n+ region (diameter is 20 pm) at the centre, with a ring n' region (inner and outer diameters are 100 and 200 pm respectively) surrounding it .
Results and discussions
The resistance of the device versus temperature is measured for the two types of SRT sensors (SO1 and bulk) using i l conventional temperaturecontrolled oven. Fig.2 and Fig.3 show the device resistance versus temperature at different bias currents for SO1 and bulk SRT sensors respectively. In Fig.2 , the maxiimum operating temperature of the SO1 SRT sensor is over 300 "C and increasing the bias current in the forward direction (the circular n+ region is at a higher potential than the ring n+ region) can increase the maximum operating temperature. On the contrary, reversing the bias current cannot result in the minority exclusion effect, and so the maximum operating temperature is only 200 "C, just like conventional resistor structure. This is in good agreement with the minority exclusion effect, which occurs in both SO1 and bulk SRT sensors.
--I=4mA --I=1 mA ".". Temperature('C) Fig.3 Temperature dependence of the resistance of bulk SRT sensor biased at different current levels.
Due to the specific structure of the SO1 sensor, a bias voltage can be applied at its back which significantly affects the R-T characteristics of the sensors. Fig.4 shows when the substrate is applied a negative bias voltage, the maximum operating temperature can be increased. The higher the negative substrate voltage, the higher is the maximum operating temperature. On the contrary, a positive substrate voltage hardly affects the maximum operating temperature, with only a decrease in the sensor resistance due to the formation of an accmulation layer above the siliconfilrdburied-oxide interface. On the other hand, as shown in Fig.5 , when a negative substrate voltage is used, there is a depletion region in the silicon film extending upwards from the buried oxide, giving rise to a reduction of the silicon-film thickness. The resulting higher maximum operating temperature of the sensor is possibly due to the fact that the intrinsic portion of the sensor is reduced and thus the device resistance is less affected by thermal generation of charge carriers. 
